Avoiding PCB Design Mistakes in FPGA-Based Systems

System design using FPGAs is significantly different from the regular ASIC and processor-based system design. In this white paper, we will examine some of the contributing factors, and more importantly, provide you with the key criteria to design FPGA-based systems successfully.

FPGAs have come a long way since they were introduced in the 1980s. Initially, FPGAs were used to create “glue logic,” an essential function not performed by other components on the board. Today, FPGAs have the density and functionality to implement an entire system on chip, as shown in Figure 1.

This increase in FPGA capability, combined with the fact that systems have become more complex, has introduced several FPGA board design challenges. The reason for this added complexity in FPGA-based boards is that the current board tools have not kept pace with the growth in FPGAs. These generic tools are used for designing PCBs containing components with non-programmable pins such as processors and ASICs.

Designing High-Quality FPGA-Based Systems

When your goal is first-time success, high quality, and minimal debug effort, it means a laundry list of items that should be considered—a list that is especially long for FPGA-based systems! Today, this means a lot of busy work and attention to minute details.
System-level design problems can be classified into the following categories:

- **Functional** – Physical issues that cause the design to not work. For example, if a clock to the FPGA is not coming in through a clock pin, the clock cannot be distributed with a reasonable skew, and hence the design will fail to function.
- **Electrical** – Electrical issues that cause the board to not work. For example, if a 3.3V LVTTL signal is connected to an FPGA bank with a 1.8V voltage rail, the signal will not electrically function, and so the design will fail.
- **Marginal** – Issues that allow the board to work most of the time, but not all of the time. For example, if a clock is connected to a non-clock pin in the FPGA, it cannot be distributed correctly within the FPGA. When this happens, the design may not work at some frequencies, though it may work at certain other frequencies.

Some of the electrical and functional issues require a re-spin of the final PCB. These may be rectified with "green wires" (or wires of your favorite color!), but may make the PCB less robust. Such fixes typically require a re-spin before the board is production worthy. Marginal issues are not only harder to find, but are harder to debug and fix as well. More importantly, the marginal issues are the ones that could show up at a customer site—which means these issues should be avoided at all costs!

**Power Supplies and Power Distribution Systems**

FPGAs have a high number of power supplies. For example, a simple design with a PCI Express (PCIe) interface and a DDR2 DIMM requires the power supplies shown in Table 1.

<table>
<thead>
<tr>
<th>Voltage rail value</th>
<th>Need</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.2V</td>
<td>Serial I/O power</td>
</tr>
<tr>
<td>0.9V</td>
<td>Reference voltage for DDR2</td>
</tr>
<tr>
<td>3.3V</td>
<td>LVTTL control signals for PCIe interface</td>
</tr>
<tr>
<td>1.8V</td>
<td>I/O voltage for FPGA banks connected to DDR2</td>
</tr>
<tr>
<td>1.0V</td>
<td>FPGA internal voltage</td>
</tr>
<tr>
<td>GND</td>
<td>Ground</td>
</tr>
</tbody>
</table>

**Table 1 - Power Supplies for a Simple Design**

Every bank of an FPGA can require two or more power supplies. Moreover, the logical connections to the bank determine the voltage and current requirements for the power rail voltage and the current requirement for that bank. This means that you should pay attention to your voltage connections every time there is even a seemingly “minor” change in the pins connected to the bank.

For example, if a DDR2 SDRAM is connected to a particular bank, a 1.8V and 0.9V (reference voltage) power supply is required for that bank. On the other hand, if an LVDS bus is connected to the bank, a 2.5V power supply is required to be connected instead of 1.8V. If you consider a DDR2 DIMM, most pins in the DIMM use 1.8V SSTL. However, some I2C signals can be any standard. Various decoupling methods are recommended for each of these different power supplies.

To summarize, the power-supply connections require the following considerations:

www.tarayinc.com
• Create a power budget for each power supply voltage in your system. This ensures that the power supplies can adequately supply the current required by the FPGA and the interface.
• Review to ensure the power rails are of the right value. This may seem an obvious statement, but it is important because last-minute logic changes and pin optimizations may change the power rail requirements.
• Add decoupling caps recommended by Altera.
• Ensure that power-supply sensors are located close to the FPGA power pins to ensure the power supply can drive the dynamic current required by the FPGA.
• Follow the recommendations of Altera and the power supply vendors.

Clocks
FPGAs have different types of clock pins. For example, “global” clock pins distribute the clock throughout the FPGA, while other clock pins distribute clocks within a certain region of the FPGA. In Figure 2, global clocks are highlighted in red in the die view, in blue in the package view, and are bolded in the pin listing.

Selecting an incorrect pin for a clock can create a marginal design, which will work for some conditions, but not for others.

Selecting clock pins for your design requires the following considerations:
• Frequency of the clock – The frequency determines if you should use a single-ended clock or a differential clock.
• Local versus Global – If your clock is going to be used throughout the FPGA, you will need to use a global clock. If you are using the clock for local data capture, you may want to use one of the regional or local clock pins.

Figure 2 - Illustration of Global and Regional Clock Pins in a Stratix IV FPGA
Source-Synchronous Buses

Source-synchronous buses are related to clocks, in that they contain clocks and an associated set of data signals. Most FPGAs require certain groups of pins to be used for source-synchronous buses, so only by selecting the correct FPGA pins can you ensure the clocks will reach the associated data signals. Figure 3 shows an illustration of different clock regions in an Altera Stratix IV FPGA with different colors in the die and package. In this view, the clock (phase-locked loop (PLL)) pins are represented with the letter “L” in a gray circle inside a green square.

Your simulations and verification will not be able to determine a problem with your pin selections. For example, an unreported problem is a data pin outside the source-synchronous group so the associated clock cannot capture it. The FPGA tools report problems associated with clock and data groups when you place and route the corresponding register transfer level (RTL).

High-Speed Serial Buses

Today’s FPGAs provide pins with high-speed transceivers for you to design interfaces with speeds up to 10 Gbps. Designing with high-speed serial I/Os requires you to follow the guidelines related to board layout, power supply designs, terminations, etc., very carefully. Some FPGAs require isolating the transceiver power-supply pins from any of the regular or single-ended I/Os. Not following these guidelines may cause marginal designs or a design that fails in the lab.
Achieving High Quality

The programmable nature of FPGAs makes them very different compared to ASICs and ICs. FPGAs have a very high number of I/O pins, certainly higher than the typical IC on the board. Higher numbers of I/Os make it more complex to design the PC board, and require special considerations to achieve high quality.

Let us try to define “high quality”:
- The board works consistently with a 20% margin in frequency, required both below and above the operating frequency.
- The board works when tested with key parts from different process corners.
- The board works with a 5% or 10% margin on voltage and temperature.

Here are some ways to achieve high quality:
- Reduce the number of PCB layers to improve the electrical quality of the signals.
- Ensure good return current paths for all the signal transmission paths, achieved by ensuring an adjacent power/ground plane for all the signal planes.
- Reduce the number of vias in the design to reduce signal inductance, thus transmitting and receiving the signal at a higher quality.
- Keep the trace length of signals to a minimum to reduce transmission line losses, thus improving signal quality.
- Budget your power supplies and ensure they are sufficient to handle your system needs.
- Ensure sufficient decoupling capacitors of the appropriate values are placed on the power supply.
- Terminate your high-speed signals based on Altera’s recommendations.
- Perform signal integrity (SI) simulations on your critical signals.
- Follow Altera’s guidelines for high-speed serial I/O designs.

Most importantly:
- Ensure you have a highly experienced board designer familiar with the unique nature of FPGAs and review your design thoroughly at every step.
- Review the final layout and the schematics to be sure they are consistent with the FPGA design and pin- outs.
- Ensure good communication between the PCB design team and FPGA design team.

7Circuits

7Circuits, an EDA tool from Taray, addresses the issues listed in this white paper. 7Circuits has been used very successfully by large OEMs to design FPGA-based boards. For more information, please visit www.tarayinc.com and request a free download of 7Circuits. You also can view a short demonstration of 7Circuits.

Taray, Inc., founded in 2002, provides industry-leading solutions for complex FPGAs used in system design. Their flagship product, 7Circuits, utilizes unique and patented I/O synthesis technology that optimizes and assigns the exploding programmable I/O complexity associated with FPGAs in system design. Taray's I/O synthesis automation enables faster time-to-market and better quality of system results for FPGAs used in system design.