Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

DSP   |   External Memory   |   Embedded Processing   |   High-Speed Serial I/O   |   Parallel I/O   |   Signal Integrity   |   System Integration

Signal Integrity Features       Plug & Play Signal Integrity     Tools and Models       Power Distribution Network     Device Signal Integrity       Stratix IV       Stratix III       Stratix II    Stratix II GX       Cyclone III       Cyclone II       Stratix GX       Arria GX     SI Education       Signal Integrity Basics       High-Speed Glossary       Dr. Eric Bogatin     Signal Integrity Partners       Design Services

Home > Technology Center > Signal Integrity > Stratix GX Print This Page Subscribe to Email Stratix GX Signal Integrity Center This page contains links to Stratix® GX device design resources that will help you develop, layout, and verify your high-speed designs.  Stratix II GX Transceiver Block Overview Stratix GX Handbook Stratix GX Analog Description (PDF) Selectable I/O Standards in Stratix & Stratix GX Devices (PDF) High-Speed Source-Synchronous Differential I/O Interfaces in Stratix GX Devices (PDF) Package Information for Stratix II Devices (PDF) High-Speed Board Layout Guidelines (PDF) Stratix GX Board Design Guidelines (PDF) Data Sheet Altera Device Package Information Data Sheet (PDF) Application Notes Guidelines for Designing High-Speed FPGA PCBs (PDF) AN 236: Using Source-Synchronous Signaling With Dynamic Phase Alignment (DPA) in Stratix GX Devices (PDF) White papers Basic Principles of Signal Integrity (PDF) Transient Voltage Protection for Stratix GX Devices (PDF) Using Pre-Emphasis and Equalization With Stratix GX White Paper (PDF) Characterization Reports (NDA required; contact your local Altera sales team for more information.) Full Stratix GX Characterization Reports Stratix GX SD-SDI Characterization Report Stratix GX HD-SDI Characterization Report Stratix GX Fibre Channel Characterization Report Stratix GX PCI Express Characterization Report Altera provides a number of models and design-in kits to help simplify signal integrity simulation and board layout, including: IBIS Models SPICE Models (1) Transceiver VHDL_AMS Models (1) Transceiver ELDO Model (1) Silicon Design-In Kit for Cadence Allegro Platform (1) Silicon Design-In Kit for Mentor Hyperlynx Platform (1) Silicon Design-In Kit for Mentor ICX Platform (1) Design-in kits are available for the Cadence Allegro platform and the Mentor Graphics® ICX and Hyperlynx tools. The kits contain validated models, topology files, layout constraints, example PCB files and footprints, tutorials, documentation, scripts, and other utilities. The kits simplify and speed system modeling and PCB design. Note: Contact mySupport for more information  Related Links   Memory Solution Center Stratix GX Home Page Stratix II Home Page Stratix II GX Home Page Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  DSP | External Memory | Embedded Processing | High-Speed Serial I/O | Parallel I/O | Signal Integrity | System Integration  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation