Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  DSP   |   External Memory   |   Embedded Processing   |   High-Speed Serial I/O   |   Parallel I/O   |   Signal Integrity   |   System Integration  

 DSP Solutions
      Silicon Platforms
      DSP Builder and Simulink
      DSP Builder Adv Blockset
      DSP IP
      DSP Reference Designs
      Video Design Framework
      Video Reference Design
      DSP Dev Kits
      DSP for Communications
      Customer Successes
  

DSP Builder/Simulink

The MathWorks logo

Altera’s DSP Builder technology allows you to go from system definition/simulation using the industry-standard The MathWorks/Simulink tools to system implementation in a matter of minutes.

The DSP Builder Signal Compiler block reads Simulink Model Files (.mdl) that are built using DSP Builder and MegaCore® blocks and generates VHDL files and tool command language (Tcl) scripts for synthesis, hardware implementation, and simulation.

DSP design implementation flow using DSP Builder is shown in Figure 1.

Figure 1. DSP Builder Design Flow

Figure 1. DSP Builder Design Flow
View Full Size

Altera and The Mathworks work in close collaboration to ensure that you get the price/performance benefits of Altera® FPGAs while leveraging Simulink, the industry-leading tool for model-based design from The MathWorks.

Altera’s Simulink-to-FPGA synthesis technology is unique in the industry in that it now supports timing-driven synthesis of a Simulink design representation.

This technology allows you for the first time to automatically generate timing-optimized register transfer level (RTL) code based on high-level Simulink design descriptions. With this new DSP Builder feature, you can achieve high-performance design implementations, running at near-peak FPGA performance, in a matter of minutes. This is a significant productivity savings compared to the hours, if not days, required to hand-optimize HDL code. For more information, view advanced blockset DSP Builder libraries.

A full overview of DSP intellectual property (IP) that works in conjunction with DSP Builder and the IP evaluation flow is available on the Altera IP MegaStoreTM website.

What People are Saying About Altera DSP

“DSP Builder’s second-generation model-based synthesis technology allows customers to use Simulink as the modeling, simulation, and implementation environment of choice for high-performance DSP designs. This technology allows designers to vastly improve their productivity as they implement DSP functionality on Altera’s FPGAs.”

Ken Karnofsky
Marketing Director, Signal Processing and Communications
The MathWorks

Related Documents

Related Links

 

Next Steps

Buy Now

Support

Documentation

  Please Give Us Feedback