Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Products
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 Resource Centers
      Overview
      Installation & Licensing
      Scripting
      Board Design & I/O
      Synthesis & Netlist Viewers
      Incremental Compilation
      Optimization
      Power Management
   TimeQuest Timing Analyzer
      Classic Timing Analyzer
      Simulation & Verification
      On-Chip Debugging
      HardCopy Design
  
 Software Resources
      OS Support
      Driver Installation
  
 Download & Licensing
      Download
   Licensing
  
 Quartus II EDA Support
      Quartus II Interface
   Synthesis Tools
   Simulation Tools
   Formal Verification Tools
   Timing Analysis Tools
   Physical Synthesis Tools
   Board Level Tools
          TAU
          FPGA Xchange Format
          DxParts PartMiner edaXML
          HSPICE Simulation
          IBIS
          BSDL
  
 Legacy Sw. EDA Support
      View by Vendor
      View by Tool
      View by Function
  

About Using the Tau Software with the Quartus II Software

You can use the Mentor Graphics Tau timing analysis software to perform timing verification of a board-level design. The Quartus II software generates Stamp model files, which you can import into the Tau software to perform board-level timing verification.

The following topics describe the typical flow for generating the Stamp model files and importing them into the Tau software:

  1. Set up the Tau working environment

  2. Create Stamp Model Files with the Quartus II Software

  3. Perform timing verification with the Tau Software

 

 

  Please Give Us Feedback