Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

Products    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     Resource Centers       Overview       Installation & Licensing       Scripting       Board Design & I/O       Synthesis & Netlist Viewers       Incremental Compilation       Optimization       Power Management    TimeQuest Timing Analyzer       Classic Timing Analyzer       Simulation & Verification       On-Chip Debugging       HardCopy Design     Software Resources       OS Support       Driver Installation     Download & Licensing       Download    Licensing     Quartus II EDA Support       Quartus II Interface    Synthesis Tools    Simulation Tools    Formal Verification Tools    Timing Analysis Tools    Physical Synthesis Tools    Board Level Tools           TAU           FPGA Xchange Format           DxParts PartMiner edaXML           HSPICE Simulation           IBIS           BSDL     Legacy Sw. EDA Support       View by Vendor       View by Tool       View by Function

Home > Support > Design Software > Board Level Tools Print This Page Subscribe to Email Generating Output Files for Board-Level Tools Altera's Quartus® II software interfaces with industry-standard EDA board-level tools. For more information about how to specify a board-level symbol integration, signal integrity, or timing analysis tool and/or corresponding output file with the Quartus II software design flow, choose a board-level tool from this list: Generate Board-Level Timing Analysis Files Mentor Graphics TAU Generate Board-Level Symbol Output Files Mentor Graphics® I/O Designer FPGA Xchange-Format Files Mentor Graphics DxParts PartMiner edaXML-Format Files Generate Board-Level Signal Integrity Analysis Files HSPICE Simulation Deck Files IBIS Output Files Generate Boundary-Scan Description Language Files BSDL Files Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation