Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 By End Market
      Automotive
      Broadcast
      Computing
      Consumer
      Industrial & Military
      Wireless
      Wireline
  
 By Device
      Stratix IV
      Stratix III
      Stratix II
      Stratix II GX
      Stratix
      Stratix GX
      Arria GX
      Cyclone III
      Cyclone II
      Cyclone
      MAX II
  
 By Intellectual Property
      Embedded Processors
      Interfaces & Peripherals
      DSP
      Communications
  

Media Independent Interface Ethernet Reference Design

from MaCo-Engineering

Request Reference Design
SOPC Builder Ready
Atlantic(TM) Compliant
I-Test

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Overview

The 10/100 megabits per second (Mbps)-Ethernet media access controller (MAC) from MaCo-Engineering handles the CSMA/CD protocol for transmission and reception of Ethernet frames in accordance with IEEE 802.3 standards. It performs frame data encapsulation and de-encapsulation, frame transmission, and frame reception. The MAC uses the media-independent interface (MII or RMII) to communicate with an external PHY. The MAC uses less than 2,600 logic elements (LEs) and four M4K memory blocks in an EP2C20 device. This design implementation uses the Nios® II processor to run the emBetter TCP/IP protocol suite software.

Features

  • 10/100-Mbps MAC
  • MII/RMII interface to external PHY
  • Integrated direct memory access (DMA) Avalon® bus master
  • Buffer descriptor-based operation via Avalon slave
  • Low resource utilization
  • TCP/IP protocol suite for Nios II processor available
  • Driver support for different PHYs included 

Demonstrated Technology:

Block Diagram

Figure 1. MII Reference Design Block Diagram

Figure 1. MII Reference Design Block Diagram

Reference Designs Disclaimer

These reference design illustrations remain the copyrighted property of Altera or its licensors and may be used within Altera Corporation devices only. They are being provided on an "as-is" basis and as an accommodation, and therefore all warranties, representations, or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  Please Give Us Feedback