Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 By End Market
      Automotive
      Broadcast
      Computing
      Consumer
      Industrial & Military
      Wireless
      Wireline
  
 By Device
      Stratix IV
      Stratix III
      Stratix II
      Stratix II GX
      Stratix
      Stratix GX
      Arria GX
      Cyclone III
      Cyclone II
      Cyclone
      MAX II
  
 By Intellectual Property
      Embedded Processors
      Interfaces & Peripherals
      DSP
      Communications
  

WiMAX DUC and DDC Reference Designs

from Altera Corporation

View Literature



DSP Builder Ready

These reference designs are included in DSP Builder version 8.0 or later. The use of these designs are governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Overview

The WiMAX digital upconverter (DUC) and digital downconverter (DDC) reference designs demonstrate how system architects and hardware designers can accelerate the design of DUC and DDC functions for WiMAX basestations using Altera® devices, tools, and intellectual property (IP). The designs are based on the DSP Builder advanced blockset technology and illustrate how the tool significantly increases productivity while delivering high-performance, cost-effective digital IF designs.

Features

  • DSP Builder advanced blockset-based design methodology significantly reduces development time
  • Multi-channel filter design techniques to achieve cost-effective solutions
  • Support for multiple transmit and receive antenna configurations
  • Easily modifiable to support scalable channel bandwidths
  • Compliant to the draft WiMAX standard (IEEE 802.16)

Demonstrated Altera Technology

Block Diagram

Figures 1 and 2 show time division multiplexed DUC and DDC.

Figure 1. Single Channel IQ Time Division Multiplexed DUC

Figure 1. Single Channel IQ Time Division Multiplexed DUC

Notes:

  1. FIR = Finite impulse response.
  2. NCO = Numerically controlled oscillator.

Figure 2. Single Channel IQ Time Division Multiplexed DDC

Figure 2. Single Channel IQ Time Division Multiplexed DDC

Related Links

Reference Designs Disclaimer

These reference design illustrations may be used within Altera Corporation devices only and remain the copyrighted property of Altera. They are being provided on an "as-is" basis and as an accommodation, and therefore all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  Please Give Us Feedback