Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Altera Troubleshooters
      Overview
      Licensing
      Simulating with ModelSim
      Timing Analysis
      PLL Loss of Lock
      FPGA Configuration
      JTAG Config & ISP
      PFL Troubleshooter
      Jam, JBC and SVF
      Usage Guidelines
      Optimization Advisor
  

Solution ID: rd10121999_9959
Last Modified: Jul 30, 2008
Product Category: Design Software
Product Area: MAX+PLUS II
Product Sub-area: All Features

Problem

Are there any errors in the MAX+PLUS® II software version 9.3x Help regarding MAX® 7000AE devices? (MAX 7000AE)

Solution

Both the Report File (.rpt) and the MAX 7000 Programmable Logic Device Family Data Sheet list correct pinout information.

Yes. The I/O pinout information for 256-pin FineLine BGA 256-pin ball-grid array (BGA) EPM7512AE devices is reversed. The correct I/O pinout information for the 256-pin FineLine BGA package can be found under the 256-pin BGA heading, and vice-versa.

This error is scheduled to be fixed in a future version of the MAX+PLUS II software.


Feedback

 Rate This Page
     This solution answers my question:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  
     This solution was easy to find:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  

    Please provide additional feedback to improve support solutions:


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  Please Give Us Feedback