Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Altera Troubleshooters
      Overview
      Licensing
      Simulating with ModelSim
      Timing Analysis
      PLL Loss of Lock
      FPGA Configuration
      JTAG Config & ISP
      PFL Troubleshooter
      Jam, JBC and SVF
      Usage Guidelines
      Optimization Advisor
  

Solution ID: rd06172008_116
Last Modified: Jul 29, 2008
Product Category: Design Software
Product Area: Simulation/Verification
Product Sub-area: Quartus II Simulator

Problem

Do Altera simulation models support the programmable internal weak pull up resistor?

Solution

No, Altera® device functional and timing simulation models do not have the programmable internal weak pull up option.

To simulate the internal weak pull up option, you can set this option manually in the Quartus® II software by setting the weak pull up in the vector waveform file (VWF).

To confirm the weak pull up setting, you can check in the Compilation Report of Quartus II software.
There are Input Pins, Output Pins, and Bidir Pins reports in Fitter- Resource Section.
You can check Global setting, Output Register setting, Open Drain setting, Bus Hold setting, and Weak Pull-up setting for each pin.

 

Related Solutions


Feedback

 Rate This Page
     This solution answers my question:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  
     This solution was easy to find:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  

    Please provide additional feedback to improve support solutions:


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  Please Give Us Feedback