Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

TimeQuest Example: Constraining Generated Clocks

With the Synopsys Design Constraint (SDC) command create_generated_clock, you can create arbitrary numbers and depths of generated clocks. This is useful in the following scenarios. See Figures 1 and 2.

Figure 1 shows a simple circuit where a generated clock is required at the output of register div2reg.

Figure 1. Divide by 2 Generated Clock

Figure 1. Divide by 2 Generated Clock

The SDC commands below constrain the clocks in the above circuit.

#Constrain the base clock

create_clock -add -period 10.000 \
             -waveform { 0.000 5.000 } \
             -name clock_name \
             [get_ports clock]

#Constrain the divide by 2 register clock

create_generated_clock -add -source clock \
             -name div2clock \
             -divide_by 2 \
             -master_clock clock_name \
             [get_pins div2reg|regout]

Download example circuit create_generated_clock_ex1.qar.

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Figure 2 shows a simple circuit where a generated clock is required at the output of register div2reg.

Figure 2. PLL Generated Clock

Figure 2. PLL Generated Clock

The SDC commands below constrain the clocks in the above circuit.

#Constrain the base clock

create_clock -add -period 10.000 \
             -waveform { 0.000 5.000 } \
             -name clock_name \
             [get_ports clock]

#Constrain the output clock clock

create_generated_clock -add -source PLL_inst|inclk[0] \
             -name PLL_inst|clk[1] \
             -multiply_by 2 \
             -master_clock clock_name \
             [get_pins PLL_inst|clk[1]]

Download example circuit create_generated_clock_pll.qar.

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  Please Give Us Feedback