Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

Nios II Embedded Processor Design Examples

The design examples shown in Table 1 demonstrate the usage of the Nios® II embedded processor in common applications. The system designs consist of the hardware and software files that make up a complete Nios II embedded design. The Nios II C-to-Hardware (C2H) acceleration compiler design examples demonstrate the performance increase gained by accelerating embedded software using the Nios II C2H acceleration compiler.

The hardware design examples illustrate how to combine Nios II CPUs, memory, and peripherals into practical embedded systems. The software design examples demonstrate programs that take advantage of Nios II processor features. You can use the source code provided as the starting point for your own embedded designs.

The Nios II Embedded Design Suite (EDS) includes some of the hardware and software design examples shown in Table 1. Download a free version of the Nios II EDS to obtain the Nios II embedded processor, toolchain, and design examples.

Certain software design examples execute only on specific hardware design examples. For example, the web server software example works only on hardware designs that include an Ethernet interface. Select the example link to view information on supported hardware designs.

Additional examples are available on the Embedded Processors Reference Designs page.

Table 1. Nios II Design Examples
System Designs
Application Loader
Ethernet Acceleration
Off-Chip Memory Phase-Locked Loop (PLL) Tuning
Multiprocessor
Web Server (1)
Accelerated CRC
Accelerated FIR with Built-In Direct Memory Access
Hardware Designs
Scatter-Gather DMA
High Performance with Bridges
Standard (1)
Full Featured (1)
Fast (1) Update
Small (1)
Low Cost (1)
TES D/AVE Graphics Accelerator Demo (2)
Altia Red Touch Screen HMI for D/AVE (2)
IMAGEM Technology Graphics Demo (2)
SOPC Builder Hardware Templates
Avalon-MM Master Templates
Software Designs
Memory Test (1)
Read-Only Zip File System (1)
Board Diagnostic (1)
Count Binary (1)
Hello MicroC/OS-II (1)
MicroC/OS-II Message Box (1)
MicroC/OS-II Mutex
Micriµm µC/GUI Demo (2)
NTP Client
Simple Socket Server (1)
Planetweb SpectraWorks Digital Photo Frame (2)
Planetweb SpectraWorks GUI Feature Demo (2)
C2H Compiler Designs
Mandelbrot
Image Rotate
Finite Impulse Response (FIR)

Notes:

  1. Example included in Nios II EDS installation.
  2. Design supported by Altera Software partner.

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  Please Give Us Feedback