Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport

Products       MAX/MAX II       Stratix/Stratix GX       Nios II     Functionality       Arithmetic       Memory       Bus & I/O       Logic       Interfaces & Peripherals       DSP       Communications       PLL & Clocking     Design Entry       Quartus II Project       Tcl       VHDL       Verilog HDL       C Code Examples       DSP Builder       TimeQuest    On-Chip Debugging     Simulation Tools       Mentor Graphics ModelSim       Cadence NCsim       Synopsys VCS     Legacy Examples       Graphic Editor       AHDL

Home > Support > Design Examples > PLL & Clocking Print This Page Subscribe to Email PLL & Clocking Design Examples Altera offers users phase-locked loop (PLL) design examples for use in designs for Altera® devices using Quartus® II software. Table 1 below lists PLL design examples with links to view their descriptions and to download the examples. Table 1. PLL Design Examples Description Links to Download Designs AN 367: Implementing PLL Reconfiguration in Stratix® II Devices (PDF) Example 1: altpll_reconfig Design With the Memory Initialization File (MIF) Example 2: altpll_reconfig Design With Write Parameters Example 3: altpll_reconfig Design for Phase Shift Stepping AN 282: Implementing PLL Reconfiguration in Stratix & Stratix GX Devices (PDF) Example 1: Shift Register in Logic Elements (LEs) Example 2: altpll_reconfig Design With the MIF Example 3: altpll_reconfig Design AN 313: Implementing Clock Switchover in Stratix & Stratix GX Devices (PDF) Clock Switchover Example Design Using altlvds With the External PLL Option in Stratix II Devices Design Example for Using altlvds With the External PLL Option in Stratix II Devices  Using altlvds With the External PLL Option in Stratix III Devices Design Example for Using altlvds With the External PLL Option in Stratix III Devices The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement. Design Examples Disclaimer These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera. Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Reference Designs | Design Examples | mySupport  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation