Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 FPGAs
      Stratix IV (E and GX)
      Stratix III
      Stratix II/Stratix II GX
      Stratix/Stratix GX
      Arria GX
      Cyclone III
      Cyclone II
      Cyclone
  
 CPLDs
      MAX II
      MAX 3000A
      MAX 7000
  
 ASICs
      HardCopy III
      HardCopy II
      HardCopy Stratix
      HardCopy APEX 20K
  
 Downloads
      Device Pin-Outs
      Gerber Files
      IBIS Models
   BSDL/BST
      PCB Symbols
  
 Configuration/Programming
   Configuration
   Programming
   Programming Tools
       Altera Programming Tools
       In-Circuit Testers
       Boundary-Scan Tools
          Third Party
          IEEE 1532
       Jam STAPL
               Embedded Programming
               Vendor Support
  
 Power
   Power Management
      Early Power Estimators
      Certified Power Solutions
  
 I/O
      Features
      Specifications
      Hot Socketing
  
 PLL & Clock Management
      Overview
      PLL Basics
      Using PLLs in Software
      Jitter Information
      Clock Networks
      Glossary
  
 Packaging & Board Design
      Specification
      Thermal Resistance
      Sockets and Layout
      Manufacturing
  
 Quality & Reliability
      MSL Calculator
      Certifications
   Environmental
      PCNs & Advisories
   Reports
      Single Event Upset
  
 Failure Analysis
      Overview
      Capabilities
  

ISP & the Jam STAPL

Jam logoThe Jam Standard Test and Programming Language (STAPL) was created by Altera engineers and is supported by a consortium of programmable logic device (PLD) manufacturers, programming equipment makers, and test equipment manufacturers.  Jam STAPL was adopted as JEDEC standard JESD-71 in August, 1999.

Jam STAPL addresses the issues that designers face when programming PLDs in-system. These issues include proprietary file formats, vendor-specific programming algorithms, large file sizes, and long programming times. Jam STAPL is a major step forward in providing a software-level standard for in-system programming (ISP).

How Jam STAPL Works

The Jam STAPL programming solution consists of two components: the Jam Composer and the Jam Player.

The Jam Composer is a software program, generally written by a programmable logic vendor that writes a Jam File (.jam) that contains the user data and programming algorithm required to program a design into a device.

The Jam Player is software that reads the Jam File and applies vectors for programming and testing devices in a JTAG chain. Embedded system developers can also use a Jam Player to program devices in their system. Most of the source code required for the Jam Player is contained in the Jam STAPL Developer's Kit available from the Jam STAPL web site. The only software routines required to complete the Jam Player are those needed to access the JTAG chain. Figure 1 shows a basic Jam STAPL flow.

Figure 1. Basic Jam STAPL Flow

Figure 1. Basic Jam STAPL Flow

Downloads

Related Documents

Frequently Asked Questions

Related Links


Solve Technical Issues With Online Troubleshooters

Download Free Quartus II Web Edition Software

  Please Give Us Feedback