Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport

FPGAs       Stratix IV (E and GX)       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLDs       MAX II       MAX 3000A       MAX 7000     ASICs       HardCopy III       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST       PCB Symbols     Configuration/Programming    Configuration    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       Features       Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > Stratix II/Stratix II GX Print This Page Subscribe to Email Stratix II & Stratix II GX Device Families Technical Information Information about Stratix® II device family features is available on the Stratix II Devices web page. All Stratix II literature is available on the Stratix II Literature page. Information about Stratix II GX device family features is available on the Stratix II GX Devices web page. All Stratix II GX literature is available on the Stratix II GX Literature page. Data Sheets & Pin-Outs Stratix II Device Family Data Sheet (PDF) in the Stratix II Device Handbook Stratix II GX Device Family Data Sheet (PDF) in the Stratix II GX Device Handbook Software Support Quartus® II Handbook Quartus II Solutions Quartus II Software Overview Quartus II Web Edition Software Device Information Stratix II Device Handbook Stratix II Device Solutions Stratix II Device Questions & Answers Packaging & Operation Package Information for Stratix II & Stratix II GX Devices (PDF) chapter common to both the Stratix II Device Handbook and Stratix II GX Device Handbook Altera® Device Package Information Data Sheet (PDF) Documentation Highlights Area & Timing Optimization  (PDF) chapter of the Quartus II Handbook Basic Principles of Signal Integrity White Paper (PDF) Input Signal Edge Rate Guidance White Paper (PDF) Altera Hot-Socketing & Power-Sequencing Advantages White Paper (PDF) The Need for Dynamic Phase Alignment in High-Speed FPGAs White Paper (PDF) Architectural Differences between Stratix II & Stratix Devices White Paper (PDF) Stratix II GX Transceiver Block Overview (PDF) chapter of the Stratix II GX Device Handbook Stratix II GX Transceiver Architecture Overview (PDF) chapter of the Stratix II GX Device Handbook Programming & Configuration Configuring Stratix II & Stratix II GX Devices (PDF) chapter common to both the Stratix II Device Handbook and Stratix II GX Device Handbook Remote System Upgrades With Stratix II & Stratix II GX Devices (PDF) chapter common to both the Stratix II Device Handbook and Stratix II GX Device Handbook MorphIO: An I/O Reconfiguration Solution for Altera Devices White Paper (PDF) Tcl File Readme File FPGA Configuration Troubleshooter Design & Production Board Design Guidelines for Stratix II Devices (PDF) chapter of the Stratix II Device Handbook Board Design Guidelines Solution Center Part Numbers & Ordering Information Altera Part Number Format Purchasing Altera Devices Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Reference Designs | Design Examples | mySupport  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation