Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 High-End FPGAs
      About Stratix Series
   Stratix IV (E and GX)
   Stratix III (L and E)
   Stratix II (and GX)
   Stratix (and GX)
  
 Midrange FPGAs
   Arria (GX)
  
 Low-Cost FPGAs
   Cyclone III
   Cyclone II
   Cyclone
          Overview
          Design Utilities
          Features
          Literature
  
 CPLDs
   MAX II (and G, Z)
   MAX 3000A
  
 ASICs
      About HardCopy Series
   HardCopy IV (E and GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 Device-Specific Offerings
   RoHS Compliant
      Extended Temperature
      Industrial Temperature
      Military Temperature
      Automotive Temperature
  
 Configuration Devices
   Enhanced Configuration
   Serial Configuration
  
 Mature Products
      Product Listing
  

Low-Cost DSP Implementation Using Cyclone Devices

Cyclone devices provide an ideal platform for implementing low-cost digital signal processing (DSP) systems on an FPGA. Cyclone devices provide a flexible hardware solution in which designers can implement as many multipliers as needed for a design.

Soft Multipliers in Cyclone Devices

The Cyclone device's M4K blocks can be used to implement soft multipliers that provide high performance for a variety of low-cost applications such as image processing, audio processing, and consumer electronics systems. The soft multipliers can be customized regarding their data widths, coefficient widths, and precision choice as needed, providing an optimal DSP implementation for the end application.

Soft multipliers of different data widths can be implemented using the M4K block either in the parallel multiplier scheme or the distributed arithmetic scheme. The two different implementations offer flexibility in latency, memory usage, and multiplier size, which enable designers to customize their implementation for their end systems. FigureĀ 1 shows a distributed arithmetic implementation of a finite impulse response (FIR) filter using the Cyclone FPGA's M4K blocks.

Figure 1. Distributed Arithmetic Implementation of a FIR Filter Using M4K Blocks

Figure 1. Distributed Arithmetic Implementation of a FIR Filter Using M4K Blocks

TableĀ 1 summarizes the number of multipliers that can be implemented in Cyclone devices using the M4K blocks.

Table 1. 18x18 Multipliers Implemented in M4K Blocks
Devices Number of M4K Blocks Number of Multipliers Using M4K Blocks
EP1C3 13 5
EP1C4 17 6
EP1C6 20 7
EP1C12 52 20
EP1C20 64 25

Related Links

  Please Give Us Feedback