Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

FPGAs       Stratix IV (E and GX)       Stratix III       Stratix II       Stratix       Stratix GX       Stratix II GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLDs       MAX II       MAX 3000A       MAX 7000     ASICs       HardCopy III       HardCopy II       HardCopy     By End Market       Automotive       Broadcast       Consumer       Medical     Configuration       Configuration Devices     Mature Products       Product Listing     Design Software       Quartus II       System-Level Software       MAX+PLUS II     IP/Embedded Processors    IP Megafunctions       Nios II Processor       Nios Processor       SOPC Builder     By Technology    Technologies     By Type       Application Briefs       Application Notes       Conference Papers       Data Sheets       Device Pin-Outs       Errata Sheets       Functional Specifications       Manuals       Release Notes       Technical Briefs       User Guides       White Papers     General Documentation       Annual Reports       Brochures       Customer Notifications       Design Contest Papers       Glossary of Altera Terms       Inserts and Advertorials       Reliability Report       SEC Filings       Selector Guides       Sparkle Sheets     Email/E-Newsletter Sign Up       Subscribe Now       Manage Your Subscriptions       View E-Newsletter Archives     Literature Update Sign Up       Subscribe Now       Manage Your Subscriptions       View Recent Updates       FAQ     RSS/XML News Feeds       Subscribe Now

Home > Products > Literature > Technical Briefs Print This Page Subscribe to Email Literature: Technical Briefs Title Doc Version Release Date File Size Document Part Number Technical Briefs TB 84: Differences in Logic Utilization between Quartus II & Synplify Report Files 1.0 Nov 2002 107 KB TB-084-1.0 TB 81: Quartus II Software Advantages for MAX+PLUS II Software Users 2.2 Dec 2002 114 KB TB-081-2.2 TB 78: APEX II Clock-Data Synchronization (CDS) Competitive Advantage 1.1 Jan 2002 93 KB M-TB-078-1.1 TB 75: MAX 7000B Devices: The Industry's Only Product-Term Device to Support 1.8-V Interfaces 1.0 May 2001 27 KB M-TB-075-01 TB 70: Jitter Comparison Analysis APEX 20KE PLL vs. Virtex-E DLL 1.1 Jan 2001 2 MB M-TB-070-01.1 TB 65: Design Fitting: MAX 7000AE vs. ispLSI 2000VE Devices 1.0 Apr 2000 97 KB M-TB-065-01 TB 63: Programming Time Comparison: MAX 7000AE vs. XC9500XL Devices 1.0 Feb 2000 148 KB M-TB-063-01 TB 62: MAX 7000AE Performance Comparison 1.0 Jan 2000 139 KB M-TB-062-01 TB 61: CAM Comparison: APEX 20KE vs. Virtex-E Devices 1.0 Dec 1999 124 KB M-TB-061-01 TB 60: Advantages of APEX PLLs over Virtex DLLs 1.0 Nov 1999 131 KB M-TB-060-01 TB 58: In-Circuit Test Support with MAX 7000 Devices 1.0 Dec 1999 133 KB M-TB-058-01 TB 57: Power Consumption Comparison: APEX 20K vs. Virtex Devices 1.0 Nov 1999 191 KB M-TB-057-01 TB 56: Using APEX 20KE CAM for Fast Search Applications 1.0 Aug 1999 109 KB M-TB-056-01 TB 105: Results for oc_usb_funct OpenCore Design 1.0 Mar 2008 125 KB TB-105-1.0 TB 104: Results for oc_pci OpenCore Design 1.0 Mar 2008 131 KB TB-104-1.0 TB 103: Results for oc_or1k OpenCore Design 1.0 Mar 2008 121 KB TB-103-1.0 TB 102: Results for oc_oc8051 OpenCore Design 1.0 Mar 2008 127 KB TB-102-1.0 TB 101: Results for oc_ethernet OpenCore Design 1.0 Mar 2008 137 KB TB-101-1.0 TB 100: Results for oc_des_des3perf OpenCore Design 1.0 Mar 2008 121 KB TB-100-1.0 TB 099: Results for oc_aquarius OpenCore Design 1.0 Mar 2008 121 KB TB-099-1.0 TB 098: OpenCore Stamping and Benchmarking Methodology 1.1 May 2008 220 KB TB-098-1.1 TB 097: HardCopy II Military Temperature Range Support 1.0 Sep 2007 190 KB TB-097-1.0 TB 096: Hardware Integration, Test, and Debug (High-Speed Board Design Advisor) 1.0 Oct 2007 290 KB TB-096-1.0 TB 095: High-Speed Channel Design and Layout (High-Speed Board Design Advisor) 1.0 Oct 2007 2 MB TB-095-1.0 TB 094: Pinout Definition (High-Speed Board Design Advisor) 1.0 Oct 2007 381 KB TB-094-1.0 TB 093: Thermal Management (High-Speed Board Design Advisor) 1.0 Oct 2007 235 KB TB-093-1.0 TB 092: Power Distribution Network (High-Speed Board Design Advisor) 1.0 Oct 2007 786 KB TB-092-1.0 TB 091: External Memory Interface Options for Stratix II Devices 1.2 Mar 2007 581 KB TB-091-1.2 TB 090: Using Extended Temperature Range Devices in Quartus II Software 1.0 Jan 2007 214 KB TB-090-1.0 TB 089: Extended Temperature Support for MAX 7000AE, Cyclone, Stratix, and ACEX 1K Devices 1.0 Jan 2007 201 KB TB-089-1.0 TB 088: Extended Temperature Support for Cyclone II and MAX II Devices 1.0 Jan 2007 201 KB TB-088-1.0 TB 087: Extended Temperature Support for Cyclone Devices 1.0 Jan 2007 180 KB TB-087-1.0 TB 086: Stratix II Military Temperature Range Support 2.0 Oct 2007 34 KB TB-086-2.0 PDF Legal Notice Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation