Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

FPGAs       Stratix IV (E and GX)       Stratix III       Stratix II       Stratix       Stratix GX       Stratix II GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLDs       MAX II       MAX 3000A       MAX 7000     ASICs       HardCopy III       HardCopy II       HardCopy     By End Market       Automotive       Broadcast       Consumer       Medical     Configuration       Configuration Devices     Mature Products       Product Listing     Design Software       Quartus II       System-Level Software       MAX+PLUS II     IP/Embedded Processors    IP Megafunctions       Nios II Processor       Nios Processor       SOPC Builder     By Technology    Technologies     By Type       Application Briefs       Application Notes       Conference Papers       Data Sheets       Device Pin-Outs       Errata Sheets       Functional Specifications       Manuals       Release Notes       Technical Briefs       User Guides       White Papers     General Documentation       Annual Reports       Brochures       Customer Notifications       Design Contest Papers       Glossary of Altera Terms       Inserts and Advertorials       Reliability Report       SEC Filings       Selector Guides       Sparkle Sheets     Email/E-Newsletter Sign Up       Subscribe Now       Manage Your Subscriptions       View E-Newsletter Archives     Literature Update Sign Up       Subscribe Now       Manage Your Subscriptions       View Recent Updates       FAQ     RSS/XML News Feeds       Subscribe Now

Home > Products > Literature > Literature: APEX 20K Devices Print This Page Subscribe to Email Literature: APEX 20K Devices APEX 20K Title Doc Version Release Date File Size Document Part Number Data Sheets APEX 20K Programmable Logic Device Family Data Sheet 5.1 Mar 2004 693 KB DS-APEX20K-5.1 APEX 20KC Programmable Logic Device Data Sheet      APEX 20KC Device Pin Tables 2.2 Feb 2004 595 KB DS-APEX20KC-2.2 Altera Device Package Information Data Sheet 15.1 May 2008 4 MB DS-PKG-15.1 SignalTap Embedded Logic Analyzer Megafunction Data Sheets 2.0 Apr 2001 91 KB A-DS-SIGNALTAP-2.0 Errata Sheets EP20K400 Device 2.0 Dec 1999 52 KB M-ES-EP20K400-02 EP20K400E Embedded Programmable Logic Device 2.0 Nov 2001 38 KB M-ES-EP20K400E-1.0 New APEX 20KE Device Ordering Codes 1.0 Apr 2000 89 KB M-ES-APEXOC-01 Application Notes AN 138: LVDS Signaling Using APEX Devices I/O Pins 1.0 May 2001 229 KB A-AN-138-01 AN 120: Using LVDS in APEX 20KE Devices 1.4 Sep 2003 2 MB AN-120-1.4 AN 119: Implementing High-Speed Search Applications with Altera CAM      Source code for fully associative cache (5 KB)      Source code for direct mapped cache (5 KB) 2.1 Jul 2001 2 MB A-AN-119-2.1 AN 117: Using Selectable I/O Standards in APEX 20KE, APEX 20KC & MAX 7000B Devices 2.2 Dec 2001 1 MB A-AN-117-2.2 AN 115: Using the ClockLock & ClockBoost PLL Features in APEX Devices 2.6 Nov 2003 557 KB AN-115-2.6 AN 114: Designing with High-Density BGA Packages for Altera Devices 5.1 Dec 2007 574 KB AN-114-5.1 AN 112: Integrating Product-Term Logic in APEX 20K Devices 1.0 Apr 1999 184 KB A-AN-112-01 AN 110: Gate Counting Methodology for APEX 20K Devices 1.01 Sep 1999 169 KB A-AN-110-01.01 AN 107: Using Altera Devices in Multi-Voltage Systems 2.0 Aug 2001 207 KB A-AN-107-2.0 AN 106: Designing with 2.5-V Devices 1.01 Jul 1999 352 KB A-AN-106-01.01 Technical Briefs TB 70: Jitter Comparison Analysis APEX 20KE PLL vs. Virtex-E DLL 1.1 Jan 2001 2 MB M-TB-070-01.1 TB 61: CAM Comparison: APEX 20KE vs. Virtex-E Devices 1.0 Dec 1999 124 KB M-TB-061-01 TB 60: Advantages of APEX PLLs over Virtex DLLs 1.0 Nov 1999 131 KB M-TB-060-01 TB 57: Power Consumption Comparison: APEX 20K vs. Virtex Devices 1.0 Nov 1999 191 KB M-TB-057-01 TB 56: Using APEX 20KE CAM for Fast Search Applications 1.0 Aug 1999 109 KB M-TB-056-01 White Papers 5.0-Volt Tolerance in APEX 20KE Devices 1.2 Aug 2000 88 KB A-WP-APEX5V-1.2 Input Signal Edge Rate Guidance 1.0 Jun 2005 63 KB WP-060205-1.0 Brochures Lead-Free Devices 2.0 Mar 2004 177 KB GB-LEADFREE-2.0 PDF Legal Notice Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation