Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Training Courses   |   University Program   |   Webcasts   |   Demonstrations   |   Events Calendar

Select a Course       Course Catalog       Class Schedule    Curriculum       Search Courses     myTraining       Manage My Courses     About Altera Training       Training Types       Training Options       Training Partners       Training Credits     Training Support       Training FAQ       Training Help       Altera.com Account Help

Home > Education & Events > Course Print This Page Subscribe to Email Constraining and Analyzing Timing for Source Synchronous Circuits with TimeQuest (ODSW1160) 1 Hour Online Course Course Description This training will show you how to constrain and analyze source synchronous interfaces with the TimeQuest timing analyzer in the Quartus® II software v. 6.1. You will learn the benefits of source synchronous interfaces as compared to common clock system interfaces. You will be able to write SDC constraints to constrain single data rate source synchronous outputs and inputs. You will also learn to use the TimeQuest timing analyzer to report and analyze timing for source synchronous outputs and inputs. At Course Completion Describe basic functionality of a source synchronous interface Constrain single data rate source synchronous interfaces with SDC constraints Analyze timing for single data rate source synchronous interfaces with the TimeQuest timing analyzer Prerequisites We recommend completing the following courses: TimeQuest Timing Analyzer Skills Required Completion of “TimeQuest Timing Analyzer” online training OR Understanding or knowledge of: Static timing analysis concepts How to create SDC constraints for clocks and IOs Using the TimeQuest timing analyzer Applicable Training Curriculum This course is part of the following Altera training curriculum: Asic-to-FPGA Designer FPGA Designer HardCopy Designer Class Schedule Result Showing 1 Location Dates Price   On-line Any Time Free Register Now Request a class in your region Rate This Page

Please Give Us Feedback   Sign Up for E-mail Updates

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Training Courses | University Program | Webcasts | Demonstrations | Events Calendar  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation